|
uint32_t | ID_REV_REG |
|
uint32_t | IRQ_CFG_REG |
|
uint32_t | INT_STS_REG |
|
uint32_t | INT_EN_REG |
|
uint32_t | BYTE_TEST_REG |
|
uint32_t | FIFO_INT_REG |
|
uint32_t | RX_CFG_REG |
|
uint32_t | TX_CFG_REG |
|
uint32_t | HW_CFG_REG |
|
uint32_t | RX_DP_CTL_REG |
|
uint32_t | RX_FIFO_INF_REG |
|
uint32_t | TX_FIFO_INF_REG |
|
uint32_t | PMT_CTRL_REG |
|
uint32_t | GPIO_CFG_REG |
|
uint32_t | GPT_CFG_REG |
|
uint32_t | GPT_CNT_REG |
|
uint32_t | WORD_SWAP_REG |
|
uint32_t | FREE_RUN_REG |
|
uint32_t | RX_DROP_REG |
|
uint32_t | MAC_CSR_CMD_REG |
|
uint32_t | MAC_CSR_DATA_REG |
|
uint32_t | AFC_CFG_REG |
|
uint32_t | E2P_CMD_REG |
|
uint32_t | E2P_DATA_REG |
|
The documentation for this struct was generated from the following file: